

5 What is claimed is:

SUB  
A-5

10

09687493-1013000  
20

25

1. A packaged semiconductor, comprising:

a semiconductor chip having an upper surface, a circumference and a bottom surface;

a plurality of input bond pads and output bond pads on said upper surface along said circumference electrically connected to said semiconductor chip;

a leadframe having a chip paddle, said chip paddle having a top surface, a half-etched section, and a bottom surface, said chip paddle being bonded to said semiconductor chip by an adhesive, said leadframe having a plurality of tie bars, said plurality of tie bars each having a side surface and a bottom surface, each of said plurality of tie bars being connected to said corners of said chip paddle, said plurality of tie bars externally extending from said chip paddle, said leadframe having a plurality of dam bars;

a plurality of leads connected to said leadframe;

a plurality of wires electrically connected to said plurality of leads and said semiconductor chip; and

encapsulation material encapsulating said semiconductor chip, said plurality of conductive wires, said chip paddle, and said plurality of internal leads to form a package body;

wherein said chip paddle has a plurality of through-holes in said half-etched section of said chip paddle for increasing the bonding strength of said encapsulation material in said package body.

2. The packaged semiconductor of claim 1, wherein said chip paddle has a circumference and said half-etched section is located at a lower edge of said chip paddle along said chip paddle circumference.

5

3. The packaged semiconductor of claim 1, wherein said plurality of tie bars each has a side surface and a bottom surface.

Sub  
A27

10

4. The packaged semiconductor of claim 1 each of said plurality of tie bars externally extend has a half-etched section.

DOCKET #45475-00028  
10667493-104300  
20

5. The packaged semiconductor of claim 1, further comprising a ground ring, said ground ring being electrically connected to said semiconductor chip by said conductive wires.

6. The packaged semiconductor of claim 1, wherein flow of said encapsulation material is limited by said plurality of dam bars formed on said leadframe.

7. The packaged semiconductor of claim 1, wherein said chip paddle has a plurality of tabs in said half-etched section of said chip paddle for increasing the bonding strength of said encapsulation material in said package body.

Sub  
A37

25

8. A packaged semiconductor, comprising:  
a semiconductor chip having an upper surface, a circumference and a bottom surface;  
a plurality of input bond pads and output bond pads on said upper surface along said circumference electrically connected to said semiconductor chip;  
a leadframe having a chip paddle, said chip paddle having a top surface, a half-etched section, and a bottom surface, said chip paddle being bonded to said semiconductor chip

Sub  
A3  
cont

5 by an adhesive, said leadframe having a plurality of tie bars, said plurality of tie bars each having a side surface and a bottom surface, each of said plurality of tie bars being connected to said corners of said chip paddle, said plurality of tie bars externally extending from said chip paddle, said leadframe having a plurality of dam bars;

a plurality of leads connected to said leadframe;

10 a plurality of wires electrically connected to said plurality of leads and said semiconductor chip; and

encapsulation material encapsulating said semiconductor chip, said plurality of conductive wires, said chip paddle, and said plurality of internal leads to form a package body;

wherein said chip paddle has a plurality of tabs in said half-etched section of said chip paddle for increasing the bonding strength of said encapsulation material in said package body.

9. The packaged semiconductor of claim 8, wherein said chip paddle has a circumference and said half-etched section is located at a lower edge of said chip paddle along said chip paddle circumference.

10. The packaged semiconductor of claim 8, wherein said plurality of tie bars each has a side surface and a bottom surface.

Sub  
A4

25 11. The packaged semiconductor of claim 8 each of said plurality of tie bars externally extend has a half-etched section.

09687433-1013000

5 12. The packaged semiconductor of claim 8, further comprising a ground ring, said ground ring

being electrically connected to said semiconductor chip by said conductive wires.

10 13. The packaged semiconductor of claim 8, wherein flow of said encapsulation material is limited by said plurality of dam bars formed on said leadframe.

14. The packaged semiconductor of claim 8, wherein said chip paddle has a plurality of through-holes in said half-etched section of said chip paddle for increasing the bonding strength of said encapsulation material in said package body.

15. A packaged semiconductor, comprising:  
a semiconductor chip having an upper surface, a circumference and a bottom surface;  
a plurality of input bond pads and output bond pads on said upper surface along said circumference electrically connected to said semiconductor chip;  
a leadframe having a chip paddle, said chip paddle having a top surface, a half-etched section, and a bottom surface, said chip paddle being bonded to said semiconductor chip by an adhesive, said leadframe having a plurality of tie bars, said plurality of tie bars each having a side surface and a bottom surface, each of said plurality of tie bars being connected to said corners of said chip paddle, said plurality of tie bars externally extending from said chip paddle, said leadframe having a plurality of dam bars;  
a plurality of leads connected to said leadframe;  
a plurality of wires electrically connected to said plurality of leads and said semiconductor chip; and

0563744  
20  
"Sub"  
AS

5 <sup>SUB  
AG  
CONT</sup> encapsulation material encapsulating said semiconductor chip, said plurality of  
conductive wires, said chip paddle, and said plurality of internal leads to form a package body;

wherein said chip paddle has a plurality of through-holes in said half-etched section of  
said chip paddle for increasing the bonding strength of said encapsulation material in said  
package body; and

10 wherein said chip paddle has a plurality of through-holes in said half-etched section of  
said chip paddle for increasing the bonding strength of said encapsulation material in said  
package body.

15 16. The packaged semiconductor of claim 15, wherein said chip paddle has a circumference  
and said half-etched section is located at a lower edge of said chip paddle along said chip  
paddle circumference.

17. The packaged semiconductor of claim 15, wherein said plurality of tie bars each has a  
side surface and a bottom surface.

20 <sup>SUB  
AG</sup> 18. The packaged semiconductor of claim 15 each of said plurality of tie bars externally  
extend has a half-etched section.

25 19. The packaged semiconductor of claim 15, further comprising a ground ring, said ground  
ring  
being electrically connected to said semiconductor chip by said conductive wires.

- 5      20. The packaged semiconductor of claim 15, wherein flow of said encapsulation material is limited by said plurality of dam bars formed on said leadframe.

DOCKET# 45475-00028